You will join an established Semiconductor company who are also a leader in their field as they embark on huge growth and office relocation (towards central Cambridge). I am seeking Verification Engineers who may be pure HW based and skilled in UVM as well as more SW orientated Verification Engineers who may be more versed in Python and C/C++.
You will have experience in RTL verification activities. An engineer who can: define verification strategies and methodologies for projects, plan, coordinate, and lead verification resources; efficiently utilize System Verilog and UVM for test environment and VIP development; and guide, teach and support less experienced verification engineers in debugging our FPGA SoC or IP designs.
Any experience with the following would also be a bonus;
- AMBA/AXI protocols
- Memory controllers
- Formal verification techniques
Related rolesSearch all our jobs
ASIC Design Engineer - VPU
Base salary + bonus + hybrid working
ASIC Design Lead/Principal Engineer
Bristol, Cambridgeshire, England
£75,000 - £120,000 + Bonus (Base dependent on experience)
Senior Verification Engineer
Buckinghamshire, Northamptonshire, England
£55,000 - £75,000 depending on experience + stock options