

Rachel Mason
ASIC | Verification
Verification Engineer
Bristol and/or fully remote within the United Kingdom.
£60,000 - £85,000 DOE
AI Neuromorphic Silicon chips
I am seeking a Digital Verification Engineer to join a dynamic fabless semiconductor team. You will be part of a wider group that will include Digital, Analog and BE Engineers and work on the development of AI neuromorphic chips. You will be responsible for the design, simulation and verification of digital block implemented in RTL for various functions including control state machine DSP, and multiple clock domain interface management.
Their technology provides fast and easy conversion of trained Neural Networks into minuscule AI silicon chips with ultra-low power consumption, low latency and small size.
Key Responsibilities
For more information, please contact Rachel Mason at IC Resources.
Apply now
Bristol and/or fully remote within the United Kingdom.
£60,000 - £85,000 DOE
AI Neuromorphic Silicon chips
I am seeking a Digital Verification Engineer to join a dynamic fabless semiconductor team. You will be part of a wider group that will include Digital, Analog and BE Engineers and work on the development of AI neuromorphic chips. You will be responsible for the design, simulation and verification of digital block implemented in RTL for various functions including control state machine DSP, and multiple clock domain interface management.
Their technology provides fast and easy conversion of trained Neural Networks into minuscule AI silicon chips with ultra-low power consumption, low latency and small size.
Key Responsibilities
- Develop test benches and test cases for block-level functional verification.
- Work with backend/implementation teams to address synthesis, timing, DFT issues for ASIC implementation.
- Define verification and test plan, run regressions, reproduce, and debug functional and performance bugs.
- Analyse circuit for failure root cause analysis, investigate anomalous observations in silicon across various conditions, including PVT variations, and propose solutions.
- Verification of various IPs/Sub IPs integrated to top level SoC.
- RTL design/verification of digital circuits in Verilog.
- Develop test benches and test cases for block-level functional verification
- Define verification and test plan, run regressions, reproduce, and debug functional and performance bugs.
- Proficiency with EDA tools (Candence, Mentor) and design languages including Verilog and systemVerilog
- Understanding of synthesis, static timing analysis, and netlist verifications
- UVM expertise
For more information, please contact Rachel Mason at IC Resources.

Related roles
Search all our jobsGPU Verification Engineer
Bristol, Cambridgeshire, Manchester, England
Permanent
£50,000 - £80,000 - depending on experience level
Read more
ASIC Verification Engineer
Bristol, England
Permanent
Short and long term compensation benefits
Read more
SOC Engineer
San Francisco, California,
Denver, Colorado,
Ohio, Oregon, USA
Permanent
Competitive compensation package + benefits + Hybrid & remote work options
Read more