Digital IC Verification Engineer
Parma, Emilia Romagna
Permanent
€30-65k depending on experience
V-189753
This job has now closed, click here to view similar opportunities
Rob Hudson
ASIC | Verification
Working for a leader in power in power electronics, this is a great opportunity to join a growing team, as UVM verification engineer.
Job duties:
Requirements:
Job duties:
- Developing test plans, tests and verification infrastructure using SV/UVM methodology
- Building reusable bus functional models, monitors, checkers and scoreboards
- Performing coverage driven verification closure
- Performing block level, multi-block level and system-level verification
- Performing Gate level simulations
- Performing Mixed Signal simulations
- Implementing Regression tests
- Performing Formal Verification
- Working closely with IC designers and post-silicon engineers
Requirements:
- Knowledge/experience with HDL (SystemVerilog / Verilog / VHDL), particularly for testbenches creation
- Knowledge/experience in scripting languages, such as Tcl and Python
- Some knowledge of ASIC design flow and related verification step
- Some experience in digital RTL design
- Knowledge of UVM environments and classes
- Some experience with main EDA vendors simulators such as Questasim and Xcelium
- Knowledge of DFT structures and test pattern generation
- Some experience in silicon validation/characterisation
- Experience working on Git.
Related roles
Search all our jobsASIC Architect / Team Manager
Hampshire, England
Permanent
Circa £100k + benefits package
Read more
Digital Design Chip Lead - (digital - AMS - SOC
Remote - UK, UK
Permanent
£100-130k + (dependent on experience)
Read more
Digital Design Manager (ASIC IP)
Dortmund, North Rhine-Westphalia,
Switzerland, Europe
Permanent
Company shares options + a base salary up to £100,000 depending on experience
Read more