Formal Verification Application Engineer
Cambridgeshire, England
Permanent
Up to £80,000 dependent on experience
V-200000
Jordan Browne
ASIC | Verification | Physical Design
Formal Verification Application Engineer – Cambridge
A market leading EDA company is looking for an experienced Engineer to come and join their Application Engineering team in Cambridge. This is a fantastic opportunity for a Formal Verification Engineer to progress into a more customer facing role as you will interact closely with the R&D team and the customer.
In this role you will have a fantastic opportunity to expand your Formal Verification skills and work closely with a leading-edge customer!
Requirements:
Apply now
A market leading EDA company is looking for an experienced Engineer to come and join their Application Engineering team in Cambridge. This is a fantastic opportunity for a Formal Verification Engineer to progress into a more customer facing role as you will interact closely with the R&D team and the customer.
In this role you will have a fantastic opportunity to expand your Formal Verification skills and work closely with a leading-edge customer!
Requirements:
- Bachelor or Masters in Electronic Engineering or a related filed
- Proven technical experience in Jasper Gold, OneSpin, or VC Formal is essential
- Knowledge of Verilog, System Verilog or VHDL
- Involved in several tapeouts at multiple technology nodes
Related roles
Search all our jobsDirector of Hardware Application Engineering
San Jose, California
Permanent
$200,000-$270,000 base salary + stock options
Read more
Digital ASIC Design Engineer
Cork, Ireland
Permanent
Fantastic salary + bonus and RSU
Read more
Physical Design Engineer
Spain, Europe
Permanent
Fantastic base salary
Read more