Senior Digital Verification Engineer
Hamburg, Germany,
Hanover, Lower Saxony
Permanent
Depending on experience
V-188170
Ane Bauer
Analog, Mixed Signal IC
World leader in SOC design and verification seeks UVM verification expert for IP verification duties, to join their team in Hannover which is known for the development and design of ASICs, SoCs, FPGAs, Embedded Software, and discrete Systems.
Your qualifications and experience:
Apply now
Your qualifications and experience:
- Bachelor or master's degree in electrical engineering
- 5+ years of experience in the area of "Advanced Verification", proficient in SystemVerilog and UVM.
- Knowledge of "Formal & Assertion Based Verification".
- SystemC and C ++ a
- Experience in dealing with the well-known simulation environments from Cadence, Mentor Graphics and Synopsys.
