Shortlisted jobs: 0
Upload successful Close

By uploading your CV, applying to one of our advertised roles or asking us to act on your behalf to find suitable relevant employment, you confirm that you have read and agree to use of your data in accordance with our data privacy policy, a copy of which is available here

Digital ASIC Design Engineer – Edinburgh

Digital ASIC Design Engineer
Excellent salary + benefits package

Would you like to grow your career with one of the most innovative IC development companies in the industry today? Well this company is seeking a Digital ASIC Design Engineer, with 2-6 years experience, to join their Edinburgh Design Centre.

Creating state-of-the-art mixed-signal IC devices, the organisation is undergoing rapid growth in several international locations. The Digital ASIC Design Engineer will contribute to the development process of the company's niche-market products. This will be a technically challenging design role encompassing the complete ASIC Design flow, from RTL coding in Verilog, through verification, synthesis, STA (Static Timing Analysis) and interfacing with the Physical Design team.
Essential requirements:
* experience in Digital IC / ASIC Design, with experience working on digital block design
* Fluent skill in either Verilog / VHDL RTL coding and ASIC design methodology
* Experience working on Digital Design of mixed signal IP would be useful, but not essential
* Excellent communication skills in English, both written and spoken

This is a superb chance to join a strong semiconductor company offering highly competitive salary packages and international work opportunities. Work permit sponsorship can be provided where needed.

For details, please contact Rebecca Muckle at IC Resources.

Key words: Digital, ASIC, ASSP, IC, SoC, Design, Verification, RTL, VHDL, Verilog, low power, mixed-signal, IP, integrated circuit, silicon, CMOS, Analog, Semiconductor, Edinburgh, Scotland, UK, Europe.


We're sorry but this job is no longer live.

You can search for a new job here.